A 32-channel FASTbus module that uses switched-capacitor arrays to sample and store input waveforms at rates up to 30 MHz is described. The captured data are digitized using commercial 12-bit analog-to-digital converters and are routed to an array of dual port memories. The data in the dual port memories can be readout directly over the FASTbus backplane or can be subjected to further processing by a digital signal processor mounted on the FASTbus auxiliary card.
Introduction
Modern high-energy and nuclear physics experiments frequently require readout electronics capable of capturing complete waveforms. In the case of calorimeter readouts, this information is useful for extracting timing and for detecting and rejecting pulse pileup 1,2]. Pulse-shape information can also be used to detect the delayed decays of stopped particles 3] and to distinguish among particles species via their di erent temporal responses in some scintillators.
More generally, waveform sampling techniques o er a natural way to accommodate the long trigger latencies that are typical of the upcoming generation of colliding beam and xed-target experiments (see e.g., references 4] and 5]).
Waveform sampling devices are now commonly available in the form of digital storage oscilloscopes, but these devices are generally limited to eight bits of vertical resolution and are costly on a per-channel basis. Moreover, while these devices often incorporate hardware and software for sophisticated signal processing (averaging, Fast Fourier transforms, etc.), they are generally not well suited to address the problem of data sparsi cation that typi es the readout requirements for high-energy experiments with many channels.
In this article, we describe a FASTbus module that uses custom switchedcapacitor array integrated-circuit (SCA-IC) analog sampling devices and 12-bit commercial analog-to-digital converters (ADC's) to capture and store up to 128 samples for 32 analog inputs. Digital data from the ADC's are transferred to dual-port memories (DPM's), which can be accessed by a digital signal processing (DSP) system mounted on the FASTbus auxiliary card. In the typical application, the DSP is used to compress the input data through the execution of user programmed pedestal-subtraction and zero-suppression algorithms. Compressed data are then bu ered in a rst-in rst-out (FIFO) while awaiting transfer to the host computer over the FASTbus backplane.
2 Functional Description of the System Figure 1 is a functional block diagram of the two-board subsystem. The analog inputs are rst bu ered using standard quad op amps, which can be con gured for inverting or non-inverting operation, with or without gain. Not shown are voltage limiting clamps on the op-amp outputs that serve to protect the SCA's from damage due to input transients.
The initial capture of the 32 input waveforms is implemented using four custom-made eight-channel SCA IC's. These devices, which were developed at Nevis Labs, are described in detail in references 6] and 7]. For present purposes it su ces to note that from a functional point of view, each SCA channel is equivalent to 128 sample-and-hold circuits or analog storage cells. During acquisition the storage cells are addressed in a sequential round-robbin fashion such that at any given time the history of the waveform over the last 128 samples (12.8 s for a 10 MHz sampling clock) is resident in the array. The sampling continues until an external Level 1 trigger is received. At that point the writing is stopped and the captured analog samples are sequentially routed to the SCA's output for digitization. To reduce cost and increase channel density, the outputs from four SCA channels are multiplexed into a single ADC (Analog Devices AD1671). Since the time per digitization is approximately 1.6 s, all 128 samples from the four channels serviced by an ADC can be digitized in 820 s.
The digital outputs of the ADC's are routed to an array of DPM's that can be read by the DSP. The DSP, which is a Motorola DSP56002 operated with a 40 MHz clock, is mounted on a separate printed circuit board that plugs into the FASTbus board via its rear auxiliary connector. It has a program memory of 64 k words together with a data memory of 64 k words. An eightbit parallel input-output port (PIO) is used for communication among the DSP boards. The DSP program is downloaded through an RS-232 port that uses a separate path. Data ow between the DPM's and the DSP via the DSP's external 24-bit data bus. Address information from the DSP is carried by a 12-bit external address bus. (There are actually eight separate memory pages for a total e ective address space of 15 bits.) Since the dual-port memory can be simultaneously written and read, processing of the digital data can proceed before digitization is complete. For testing and for low-speed applications, the module can operate in a mode where the DSP is bypassed and data ow directly from the DPM memory to the output FIFO.
A number of DSP-controlled readout modes are possible. In one reasonably straightforward readout mode, the ADC's digitize all cells from all channels in order and the DSP carries out pedestal subtraction and zero suppression. The DSP then places the reduced output data in the output FIFO, where it awaits transfer over the FASTbus backplane. In this mode the full digitization time is required, but FASTbus transfers are limited to occupied channels. In addition to reading data from the DPM, the DSP can control the digitization process by downloading SCA cell addresses through an address-list FIFO. When combined with the ability to independently read from and write to the DPM, the ability to download SCA addresess opens up the possibility of data-dependent readout sequences. Figure 2 demonstrates the DC performance of the SCA. The data in the gure were obtained by using a precision digital-to-analog converter (DAC) to provide a known input to the SCA, which was then read from the SCA output with an ADC. Although the SCA input voltage was e ectively static, the SCA was operating at a sampling rate of 10 megasamples per second (MSPS). Each point on the curve is the average of 100 samples. The tted gain of the SCA is within 0.1% of unity, as one would expect for a \voltage-write/voltageread" device 4]. The lower plot in gure 2 shows the t residuals. The error bars represent the r.m.s. deviation for single samples and are indicative of the random (sample-to-sample) noise of the system. By shorting the input of the SCA, r.m.s. values about 50% smaller than those plotted were obtained, indicating that much of the noise was present at the test system's input.
Test Results

DC Linearity Bench Tests
Tests Using Cs(T`) Calorimeter Pulses
The system was tested under realistic operating conditions using pulses from the KEK-PS E246 Cs(T`) calorimeter. A cluster of seven crystals|whose readout chain consisted of photodiodes, charge-sensitive preampli ers and shaping ampli ers|were connected to seven of the FASTbus board's analog inputs. An eighth channel was driven by a triangular wave synchronized to the trigger, which was used to remove the one-clock-period timing ambiguity that would otherwise result. (Assuming that the clocks for all of the modules in a system are synchronized, just one such ducial timing pulse is required.) Figure 3 shows a typical captured event. Note that the vertical scales, which are approximately calibrated in MeV, vary widely from trace to trace depending on pulse height. The traces from channels 1, 2, 4, and 6 have obvious Cs(T`) pulses, whereas the channels 3, 5, and 7 are e ectively empty. The deviations from zero, which are about three times larger than the intrinsic (i.e., no input) noise of the module, come from the upstream electronics. In the left-hand plots, an attempt is made to t the pulses using template pulses, whose shapes were determined by averaging several single-pulse waveforms. The poor quality of the single-pulse ts provides an unambiguous indication that two pulses are present, even though (in the case of the lower trace) the second pulse is almost completely merged with the rst. On the other hand, adding a second pulse to the tting function provides an excellent match in both cases. 
Conclusions
We have developed a SCA-based FASTbus module, with on-board bu er memories and an auxiliary DSP board. The system is linear over a dynamic range of over 11 bits. The ability to identify and resolve pulse pileup using actual Cs(T`) calorimeter pulses has been demonstrated. Fig. 4 . Two examples of double pulses captured by the SCA board. In the left-hand plots an attempt is made to t the observed pulse shape to a single-pulse hypothesis. The right-hand plots show the ts obtained assuming a double-pulse hypothesis. The overlap between the data and the tted curves is almost exact for the right-hand plotsex.
